Top Repositories
A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement, multi-mode simulations, and comprehensive testing strategies for optimized processor performance.
UVM AutoTB Python Generator which automatically generates UVM testbench skeleton files using Python and a YAML configuration.
ECE-571
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
Repositories
21A SystemVerilog-based simulation and design of a Last Level Cache (LLC) implementing the MESI protocol, featuring Pseudo-LRU replacement, multi-mode simulations, and comprehensive testing strategies for optimized processor performance.
No description provided.
No description provided.
No description provided.
UVM AutoTB Python Generator which automatically generates UVM testbench skeleton files using Python and a YAML configuration.
This documentation is for the course Hardware for AI (ECE-510), taught by Professor Christof Tuscher at Portland State University.
No description provided.
ECE-571
Arduino-powered projects built using PlatformIO IDE extension in Visual Studio Code
OpenROAD's unified application implementing an RTL-to-GDS Flow. Documentation at https://openroad.readthedocs.io/en/latest/
OpenROAD's scripts implementing an RTL-to-GDS Flow. Documentation at https://openroad-flow-scripts.readthedocs.io/en/latest/
Testing Walle
8-bit ALU in Verilog.
Notes and Assignments of embedded systems study group
ESP32-based Development Board for Robotics and Embedded Applications
No description provided.
The RTL source for AnyCore RISC-V
CMOS Implemented NOR Gate is designed using Synopsys custom design tools.
This repository contain source code for new flow of FreeEDA now know as eSim
No description provided.
Course Files for Complete Python 3 Bootcamp Course on Udemy