Omkar Bhilare
ombhilare999
Electronics Enthusiasts. I'm proficient in circuit and PCB designing. I have a great interest in fields like FPGA, Digital VLSI.
Languages
Top Repositories
A customized RISCV core made using verilog
Interfacing Tang primer with VGA display.
8 bit computer using sap logic
Verification test of Carry Lookahead Adder using cocotb
ECP5 based FPGA Board
Repositories
38No description provided.
Verilog code for 8 Bit ALU and implemented on Intel's Cyclone II
No description provided.
Password protect Jekyll posts (formerly jekyll-firewall)
A customized RISCV core made using verilog
Communication Between two FSMs in chisel
Examples for the microchip discovery kit
https://caravel-user-project.readthedocs.io
No description provided.
https://ombhilare999.github.io/
Interfacing Tang primer with VGA display.
Verification test of Carry Lookahead Adder using cocotb
100 Days of RTL
Log for GSoC 2021: https://ombhilare999.github.io/GSoC-2021/
No description provided.
ECP5 based FPGA Board
A data acquisition framework in Python and Verilog.
Seven Segment Interface with Tang Primer
A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler feature.
This repository contains software for BeagleWire. Docs of BeagleWire: https://beaglewire.github.io/
ESP32-based Development Board for Robotics and Embedded Applications
ESP32 Based IOT system to monitor Aqua Farming
Serial 32bit RISCV Core
Repository for SRA Website
Vitis AI is Xilinx’s development stack for AI inference on Xilinx hardware platforms, including both edge devices and Alveo cards.
Examples for icebreaker ++ board
8 bit computer using sap logic
This repository contains Accepted proposals for various Google Summer of Code organizations throughout various years!
LiteX boards files
Small footprint and configurable DRAM core