Alain Dargelas

Yosys Open SYnthesis Suite

SystemVerilog support for Yosys

Operator resize

OpenSTA Silimate fork

A simple converter from Liberty to JSON

Convert VCD waveform file to FST waveform file

An Open-source FPGA IP Generator

Verilog to Routing -- Open Source CAD Flow for FPGA Research