Dadda multiplier(8*8, 16*16, 32*32) in Verilog HDL.

work done as part of VLSI Design practice course

Design and VHDL description of a 32bit multiplier using a Modified Booth Encoding and a Dadda CSA tree.

A powerful tool to build, test, and analyse multiplier designs.