This is this VLSI designing Project. This Project is created in Cadence Virtuoso. See the PDF for Pre-Post layout results and other details

This is a VHDL code for 4bit multiplier using 4bit full adder circuit structurally modelled.

⚙️ Explore Cadence Virtuoso projects showcasing 45nm CMOS technology in VLSI design, including an 8-bit CPU/ALU and critical circuit analysis.

Implementation of a 4 bit adder with ripple carry on a bread board.