CL

clin99/awesome-eda

circuit eda fpga gds lithography logic-synthesis open-source parser placement routing simulation static-timing-analysis systemverilog timer verification verilog

No README found.

Created June 21, 2019

Updated February 23, 2026

clin99/awesome-eda | GitHunt