FA

FarrukhAijaz/Single-Cycle-Multi-Cycle-and-Pipeline-ARM-Based-Processor-Design

Architecure for the Data path and Controller as well as Hazard Units for a 32 bit ARM based Single Cycle, Multi Cycle and Pipelined Based Processor

32-bit arm arm32 computer-architecture datapath-design hazard-detection mcu multi-cycle-cpu multi-cycle-processor pipeline-processor pipline processor processor-architecture processor-design single-cycle-processor verilog verilog-hdl

Single Cycle Multi Cycle and Pipeline ARM Based Processor Design

Architecure for the Data path and Controller as well as Hazard Units for a 32 bit ARM based Single Cycle, Multi Cycle and Pipelined Based Processor

On this page

Languages

Verilog53.5%Python45.4%Makefile1.0%Forth0.0%

Contributors

Created June 28, 2024

Updated February 10, 2026